Design Engineer II
Free account needed to apply or save. It takes a minute, and we'll bring you right back to this job.
Skills
perlproject managementtcl
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
BE/BTECH/ME/MTECH
Job Description
2-5 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently
Should be good in Perl/Tcl scripting and automation